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Abstract. This paper shows the solution of time stamp 
software defined receiver integration into low cost com-
mercial devices. The receiver is based on a general pur-
pose processor and its analog to digital converter. The 
amplified signal from a narrow-band antenna is connected 
to the converter and no complicated filtration has to be 
used. All signal processing is digitally provided by the 
processor. During signal reception, the processor stays 
available for its main tasks and signal processing con-
sumes only a small part of its computational power. 
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1 Introduction 
Usual time stamp receivers available on the market 
use an analog amplitude modulation (AM) receiver con-
cept, such as the basic single band integrated receivers [1] 
and [2], the dual band AM receiver [3], or a more complex 
solution [4]. This concept uses a loopstick antenna (ferrite 
antenna) connected to a preamplifier (LNA). The signal is 
then filtered by a Quartz filter and then demodulated. The 
output of the demodulator is a base-band modulation signal 
which is easily convertible to digital representation by 
a comparator. The information carried by this digital signal 
has to be decoded by a processor. The aim of the following 
solution is to move the filter and the demodulator from 
analog to digital domain with a slight increase of computa-
tional demands. Nowadays, processors, e.g. LPC2103 [5], 
commonly have analog to digital converters included as its 
peripherals which are fast enough. Then, the only necessary 
external components which remain are the antenna and the 
LNA. 
2 DCF77 Standard
The DCF77 is the standard of the time stamp trans-
mitter which is located near Frankfurt in Germany. Recep-
tion of this signal brings the ability to synchronize the 
receiver clock to precise time of an atomic clock. It can be 
used not only for synchronization of clocks to show the 
actual time and date, but even for synchronizing equipment 
for precise time measurement. The information is carried 
by an amplitude modulated carrier of frequency 77.5 kHz 
and signal bandwidth 2.4 kHz [6]. Due to such low fre-
quency, it is possible to receive the signal many hundreds, 
even thousands of kilometers from the transmitter. The 
DCF77 is developed for Europe, but there are many stand-
ards for other regions like American WWVB or Japanese 
JJY, and the differences are only the carrier frequency or 
amplitude shift keying scheme. 
Modulation is in fact an amplitude shift keying, where 
the carrier amplitude is reduced to 25 % for the duration of 
100 ms for binary 0 and 200 ms for binary 1. The begin-
ning of each reduction marks the precise beginning of the 
second. Then, one bit is carried during every second and 
the whole data word is carried during every minute. During 
the last second of a minute, there is no bit carried and am-
plitude is not reduced. It is the information for the receiver 
about minute synchronization and the mark of a new data 
word beginning. The modulation signal is shown in Fig. 1. 
This is an example of the minute sequence. 
 
Fig. 1. Modulation signal example. 
The carried data word is 59 bits long and contains the 
information of minute, hour, day, weekday, month, year 
and time zone, which is valid right after the minute syn-
chronization symbol is received. The code scheme is 
shown in Fig. 2. More details can be found in [6], [7]. 
 
Fig. 2. DCF77 data description. 
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3 Hardware Overview 
It is expected, that the speed of a sample and hold cir-
cuit of an analog to digital converter (ADC) in a selected 
embedded processor is sufficient to handle the frequencies 
above the carrier frequency. The converted signal is nar-
rowband, therefore it is wise to use bandpass sampling. 
This technique allows maintaining the accuracy of convert-
ing high frequencies and especially reducing the number of 
output samples. Many converters allow to set the reference 
voltage by external circuits, but the radio frequency (RF) 
signal still needs to be amplified by over 40 dB. However, 
due to low frequency, such gain can be achieved by many 
types of circuits, even using an operational amplifier is 
suitable. Before digitization of an analog signal, filtration 
should be applied to prevent aliasing. A properly designed 
loopstick antenna should provide a sufficient signal to 
noise ratio in a useful band. If more precise filtration is 
necessary, an additional filter can be connected to the am-
plifier. Block schematic of hardware realization of the 
receiver is shown in Fig. 3. 
 
Fig. 3. Block schematic of testing receiver. 
3.1 Antenna 
The loopstick antenna is wired on a thick ferrite rod 
about 5 cm long. The ferrite material has high permeability 
to increase induced RF voltage. By adding a capacitor, a 
resonant circuit is created. Several methods are used to 
obtain high selectivity as similarly shows (1) [8] - signal to 
noise ratio calculation 
 ܴܵܰ ൌ ͸͸Ǥ͵ܰܣܧߤටொ௙
௅஻
 (1) 
where field strength E, rod permeability μ, receiver band-
width B, operating frequency f and rod cross-section A are 
fixed. Winding should be uniformly spread along the whole 
length of the rod to obtain lower inductance L, higher num-
ber of turns N and sufficient quality factor Q. The highest 
Q of a short coil is in the center of the rod. Mainly at higher 
frequencies, Q can be also increased by the use of Litz 
wire, which consists of strands woven into bundles. Effi-
ciency of the antenna depends on the rod cross-section and 
permeability. The higher the core permeability and cross-
section, the higher induced voltage in the same coil, there-
fore more rods tapped together then can be used as an im-
provement. Thickness of the rod also affects the radiation 
pattern of the antenna, the thicker the rod, the wider the 
radiation beam. Loop antennas are often electrically shield-
ed, it helps to correct the radiation pattern and eliminate the 
electric noise. Load still has a major impact on Q of the 
antenna resonant circuit, and then a high impedance ampli-
fier stage should be used. Usual amplifier impedance Rload 
can vary around 100 ÷ 500 kΩ at 77.5 kHz, the capacitance 
should then be about 0.5 ÷ 5 nF. This is practical experi-
ence, where compromise was picked between a high num-
ber of turns of the coil in equation (1) and high capacitance 
C in equation (2). The core should be movable on the fer-
rite rod to be tuned precisely to the resonance. 
 ܳ ൌ ܴ௟௢௔ௗට
஼
௅
. (2) 
3.2 Amplifier 
The operational amplifier (OA) MCP622 is used as 
a low noise amplifier. This OA from Microchip is supposed 
to drive analog to digital converters. Rail-to-rail output and 
supply range from 2.5 V to 5.5 V allows using it in single 
supply digital systems. The unity gain bandwidth of 
20 MHz is sufficient to achieve the 40 dB gain at one stage. 
Both OAs are used to achieve higher overall gain. The 
second stage can be used for gain control in the automatic 
gain control loop. An additional LC filter is placed between 
the stages. When using an additional resonant circuit, 
shielding is indispensable for suppression of positive feed-
back. The test circuit is shown in Fig. 4. 
 
Fig. 4. Schematic of amplifier prototype. 
 
Fig. 5. Measured frequency response of the prototype. 
The measured characteristics of the sample circuit are 
shown in Fig. 5. The solid curve is a normalized frequency 
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characteristic of a preamplifier with antenna. The dashed 
curve shows the characteristic of a stand-alone preamplifi-
er. Suppression of near aliasing components is better than 
25 dB at high frequencies and at low frequencies even 
more than 40 dB. 
3.3 AD Conversion 
Timing of the analog to digital converter is a more 
critical issue when providing bandpass sampling. The de-
sired band should be placed to the center of the sampled 
band. The sampled band should be wider than the DCF77 
signal, i.e. > 2.4 kHz. If the converter suffers from nonline-
arities, another position may be preferred. Peripheral con-
verter on LPC2103 processor is used. Timing for the con-
verter is derived from the main clock using a Quartz oscil-
lator and a phase locked loop. Computation of the periph-
eral frequency PBCLK is shown in (3), where MSEL is the 
register of clock phase locked loop inside the processor and 
APBDIV is the peripheral clock divider. 
 ܲܤܥܮܭ ൌ ெௌா௅
஺௉஻஽ூ௏ ௢݂௦௖
 (3) 
The chosen frequency plan is shown in Fig. 6, the 
ADC uses the 7th Nyquist zone. By sampling at 24 kHz, the 
signal of frequency 77.5 kHz is shifted to a frequency of 
5.5 kHz. The bandwidth is wider than 10 kHz. To reach 
a 24 kHz sampling frequency, the converter prescaler is set 
to 64, using (4). CLKS means the number of clock cycles 
for finishing the conversion of the desired bit depth; 9-bit 
accuracy is chosen in this case. 
 ܣܦܥܦܫܸ ൌ ௉஻஼௅௄
௙ೄ൉஼௅௄ௌ
 (4) 
 
Fig. 6. Bandpass sampling frequency plan. 
This setting is just an example, the frequency plan 
may be different for another SNR and also may be adaptive 
to the best performance. It is also wise to consider the rela-
tionship between the sampling frequency and the carrier 
frequency for the subsequent digital signal processing algo-
rithms. The setting is summarized in Tab. 1. 
 
Parameter Value 
MSEL 5 
APBCLK 4 
fosc 12288000 Hz 
PBCLK 15360000 Hz
CLKS 9 
fS 24000 Hz 
ADCDIV 64 
Tab. 1. LPC2103 ADC setting. 
4 Software Overview 
The software part of the realization up to the decoded 
signal is shown in Fig. 7. First, the signal has to be filtered 
to select the desired narrow band. Because of many ad-
vantages, the Goertzel algorithm was chosen [9]. Then the 
signal can be demodulated, but in almost all cases it is 
better to prepend an averaging to reduce the dispersion. In 
addition, it can help to prevent overflowing. The baseband 
signal is demodulated by correlation with a step function. If 
a falling/rising edge comes to the correlator, a positive/ 
negative pulse will show up on the output. These pulses are 
separated and detected in a peak detector. The decision 
level is computed right from the correlated signal by long 
term averaging. Peaks and their time position are the basis 
for the synchronization of seconds and for bit decoding. 
4.1 Goertzel Algorithm 
The Goertzel algorithm is based on the discrete Fouri-
er transform. The algorithm computes the value only at 
a selected spectral position (bin) of the discrete Fourier 
transform, and is usually used as a tone detector in DTMF 
(dual tone multi-frequency) systems. The computation is 
based on convolution and is very similar to a recursive 
filter with the difference that the output value is valid only 
after N cycles, i.e. the additional feature of the Goertzel 
algorithm is N-time decimation. The signal diagram of the 
complex output algorithm is shown in Fig. 8 and iterative
 
Fig. 7. Block schematic of software realization. 
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Fig. 8. Signal diagram of Goertzel algorithm. 
computation is shown in (6). Frequency characteristics 
depend on the filter length N, and are derived from the 
discrete Fourier transform spectrum. Complex output val-
ues are not required in this case, therefore the power spec-
trum is computed and no complex twiddle factor ேܹ௞ is 
needed. The filter needs just one coefficient which deter-
mines the normalized frequency selection. The coefficient 
is computed by (5), where k is bin number, f is desired 
frequency and fS is sampling frequency. The coefficient is 
also used in power computation (7). In both (6) and (7), 
samples are indexed by n and r respectively. 
 ܥ ൌ ʹ  ቀʹߨ ௞
ே
ቁ ൌ ʹ  ቀʹߨ ௙
௙ೄ
ቁ, (5) 
 ܦሺ݊ሻ ൌ ݔሺ݊ሻ ൅ ܥܦሺ݊ െ ͳሻ െ ܦሺ݊ െ ʹሻ, (6) 
ȁݕ௞ሺݎሻȁ ൌ ܦଶሺݎܰሻ ൅ ܦଶሺݎܰ െ ͳሻ െ ܥܦሺݎܰሻܦሺݎܰ െ ͳሻ (7) 
Selectivity is determined by the length of filter N, in 
other words, the more samples the filter processes, the 
narrower the frequency response. After N input samples, 
the output power is computed (7), filter registers are 
cleared and then it is prepared to process the new set of N 
samples. These features bring advantages in releasing pro-
cessor performance and easy tuning when using adaptive 
demodulator. 
 
Fig. 9. Windowing influence on the frequency characteristic. 
As well as for Fourier transform, the input set of the 
samples should be window-scaled to prevent spectral leak-
age, but pass-band is then wider as shown in Fig. 9. Useful 
filter lengths for a rectangular window are from 96 to 
384 samples, a shorter filter would have insufficient selec-
tivity and longer would decimate so much that it would 
excessively decrease the time-resolution of the filter. Over-
lapping would help to suppress these effects at the expense 
of stronger demands on the processing power and opera-
tional memory. 
 
Fig. 10. Frequency responses of filters of different lengths. 
 
Fig. 11. Measured characteristic of implemented filter. 
Fig. 10 shows the frequency characteristics of the 
simulated filters of different lengths and Fig. 11 shows the 
comparison of measured and ideal characteristics of the 
Goertzel filter of length 192. 
 
Fig. 12. Interfered DCF77 signal. 
Fig. 12 shows the simulated DCF77 signal that is de-
graded by additive white Gaussian noise of SNR -3 dB and 
by interfering harmonic carrier. The interfering carrier is at 
a lower frequency by 100 Hz and has the same power as 
the DCF77 carrier. Such a signal is filtered by the Goertzel 
algorithm and the result is shown in Fig. 13. 
Fig. 13. Filtered DCF77 signal.
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4.2 Step Correlator 
Contours of the signal envelope are seen in Fig. 13, 
but the level of noise is still very high. The signal is there-
fore slightly averaged to reduce dispersion. The regular 
shape of the signal envelope allows using the correlator as 
a detector, and it also improves the signal to noise ratio. 
The correlation pattern is a single-step signal which is 
implemented as a multiplication by 1 and -1 respectively. 
The length of correlation is derived from the length of the 
shortest invariant part of the modulation signal, i.e. 100 ms 
for binary 0. The length of correlation CL is then computed 
from (8), 
 ܥܮ ൌ ʹ ൉ ௙ೄ൉௧೔೙ೡ
ீ௅
൉ ܴܨ (8) 
where input parameters are ADC sampling frequency fS, 
time of invariant part of signal tinv, Goertzel length GL and 
reduction factor RF. The reduction factor is nearly one, and 
when the edges of the input signal are ideally sharp, then it 
equals one. However, a practical value is between 0.9 and 1 
because of preceding averaging and limited signal band-
width. When the signal of nearly the same shape as the 
correlation pattern or an inverted one (falling and rising 
edge respectively) comes to the input, high positive or 
negative peak will show up on the output of the correlator. 
That is clearly seen in Fig. 14; the decision levels of peak 
detectors are shown by dashed lines. 
 
Fig. 14. Correlation peaks and decision levels. 
4.3 Peak Detection
Correlation peaks can already be detected by the level 
comparator. The reference level is obtained by long term 
averaging of the correlated signal, which is first doubled 
and the sign is deprived. The shorter the correlation pattern, 
the wider and lower the correlation peak, therefore the 
maximum of the peak must also be found to get the precise 
position of the edge. The used algorithm only compares 
two adjacent samples, so it is very fast, but it can detect 
only local maxima. Since there are ripples at the maximum, 
the output signal of peak detector can look like a burst of 
spikes around the peak position, which can cause deviation 
from the right position. There are two solutions to this 
issue. The deviation can be considered to be too small to 
cause interference, or an additional filter removing spurious 
maximums can be used. 
4.4 Averagers 
Both used averagers are the realizations of an expo-
nential moving average. The coefficient C is in interval 
0 ÷ 1 and sets the degree of averaging. The bigger the coef-
ficient, the longer-term averaging is provided. The Signal 
diagram of the averager is shown in Fig. 15. 
 
Fig. 15. Signal diagram of averager. 
4.5 Data Locking 
Each signal sample is marked with a time stamp of 
the time of acquisition. Positive peaks, falling edges, mark 
the start of seconds and it is wise to synchronize your own 
clocks to these marks, i.e. lock to seconds. Then the loss of 
the falling edge peak does not necessarily mean a loss of 
data. When a negative peak comes, it is easy to subtract the 
time of previous positive (second) peak from the time of 
coming peak and decide which data bit was probably sent. 
One more locking is needed to decode received bits. 
A minute lock is locked when no peak is received for 
a time longer than one second. Then data can be sent to the 
time decoder. 
5 Measurement 
A few measurements were done to make the system 
comparable with mass production receivers and to judge 
the implementation performance. 
The prototype was put together from the previously 
mentioned preamplifier with a 5 cm long ferrite antenna. 
Such a circuit is connected to the evaluation board with an 
LPC2103 microcontroller on it. The preamplifier uses 
a 5 V on board power supply. Fig. 16 shows the picture of 
the prototype. 
 
Fig. 16. DCF77 receiver prototype. 
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Program coefficients used for the tests are summa-
rized in Tab. 2. These parameters were found experimental-
ly.  
 
Goertzel length 96 192 384 
Goertzel coefficient 0.261 0.261 0.261 
pre-correlator averaging coefficient 0.793 0.549 0.244 
correlation length 50 24 12 
decision level averaging coefficient 0.998 0.995 0.992 
Tab. 2. Parameters used for testing application. 
 
Goertzel length 96 192 384 
in
te
rr
up
t 
cycle count [-] 14 14 14 
time [s] 1.82 1.82 1.82 
execution period [s] 41.7 41.7 4.17 
CPU use [%] 4.38 4.38 4.38 
de
m
od
ul
at
or
 cycle count [-] 157 99 70 
time [s] 20.4 12.9 9.11 
execution period [ms] 4.00 8.00 16.0 
CPU use [%] 0.51 0.16 0.06 
de
co
de
r 
cycle count [-] 55 55 55 
time [s] 7.16 7.16 7.16 
execution period [ms] 4.00 8.00 16.0 
CPU use [%] 0.18 0.09 0.04 
total CPU use [%] 5.07 4.63 4.48 
processing speed [cycle/s] 7680000 
interrupt period [s] 41.7 
Tab. 3. Computational demand measurement. 
The first test was the measurement of computational 
demands on the processor. Testing was based on the meas-
urement of cycle count by a peripheral counter afterwards 
converted into time. The program had to be divided into 
three parts to give precise results, therefore interrupt, de-
modulator and decoder subprograms were tested separate-
ly. The next parameter needed to be known was the period 
of execution of each part, which was derived from the 
ADC timing. Involving system parameters to the calcula-
tions gives the total CPU usage. All these measured values 
are summarized in Tab. 3. For comparison, tests were made 
for three values of Goertzel length. From results, it is seen 
that the computational demands of around 5 % are really 
low. The influence of variable Goertzel length is not signif-
icant. It is due to the concept where the Goertzel algorithm 
is processed within the interrupt section, which makes this 
section dominant in the issue of computational time de-
mandingness. 
Sensitivity is one of the most significant parameters 
of the receiver. To be able to compare results with 
datasheet parameters of available chips, the sensitivity was 
measured as a bit error ratio (BER) as a function of input 
voltage. A special program running on another evaluation 
board was developed to generate a testing DCF77 modula-
tion signal. The signal was modulated to the carrier of 
77.5 kHz by a low frequency function waveform generator. 
The RF signal was then attenuated and driven to the input 
of the preamplifier instead of the antenna. The measured 
characteristic is plotted in Fig. 17. Due to a low bit rate, 
which is characteristic for the DCF77 signal, evaluation of 
each point took several hours to get sufficient results. That 
is why the characteristic is not as accurate as expected from 
other systems. 
 
Fig. 17. Measured bit error ratio. 
 
Device Supply range Frequency range Input voltage 
U4221B 2.4 ÷ 5.5 V 60 ÷ 80 kHz 1.75 μV ÷ 40 mV 
MAS6180 1.1 ÷ 3.6 V 40 ÷ 100 kHz 1 μV ÷ 20 mV 
CME8000 1.2 ÷ 5 V 40 ÷ 120 kHz 0.8 μV ÷ 50 mV 
UE6005 1.1 ÷ 3.6 V 40 ÷ 120 kHz 0.6 μV ÷ 50 mV 
SDR  
prototype 5 V 77.5 kHz 28 μV ÷ 20 mV 
Tab. 4. Parameters of available receivers. 
Since the data frame of the DCF77 system is fixed to 
59 bit length, the BER for an errorless message should be 
higher than 1.13∙10-2. The value of the lowest input voltage 
can be derived from such. The value of the highest input 
voltage is specified by the maximal ADC saturation voltage 
and the preamplifier gain at carrier frequency. The test 
results are summarized in Tab. 4 and are compared with the 
integrated circuits available on the market. 
The sensitivity of the prototype is quite poor. That is 
because of low gain of the preamplifier. Nevertheless, this 
solution subjectively gives highly sufficient results for 
distances over 500 km and the development of the analog 
front end is not the objective of this article. When used in 
a noisy environment or in more distant locations, it is nec-
essary to improve the LNA. The proposed LNA can be 
replaced by a variable gain amplifier to perform automatic 
gain control (AGC). Texas Instruments produces the digi-
tally controlled amplifier PGA202 [10], which is up to 
60 dB instrumentation amplifier with high impedance dif-
ferential input. Also, Linear Technology offers digital con-
trolled gain amplifiers such as LTC6910 [11] with a low 
impedance input. For continuous gain control, AD604 [12] 
from Analog Devices is available. 
6 Conclusion 
The result of the provided experiments is a functional 
receiver prototype. It uses a low cost microcontroller in 
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combination with a tuned amplifier designed from common 
operational amplifiers. The advantage of the software de-
fined DCF77 receiver is the ability to adapt easily to anoth-
er modulation and coding scheme.  
Using the Goertzel algorithm has the advantage of 
highly selective filtration combined with decimation. Im-
plementation of such an algorithm even saves computa-
tional power due to its simplicity. Correlation used as 
a detector of edges allows to divide the signal into separate 
parts used for synchronization and data detection respec-
tively and additionally improves the signal to noise ratio. 
CPU usage of around 5 % indicates that the core of the 
processor is idle most of the time. Therefore the microcon-
troller can be also used in more complicated systems where 
the DCF77 receiver acts only as an add-on, or the DCF77 
application can be implemented into less powerful proces-
sors, e.g. an 8-bit microcontroller. 
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